code wiki / (root) / nx_hwmodel_research_fetch.nx

nx_hwmodel_research_fetch.nx

buildroot/runtime/nx_hwmodel_research_fetch.nx

3772 B47 linesdepth 24pulls 155 transitivereach 0 importersview sourcekind tool
docsdependenciesstructsconstsfunctions

about

nx_hwmodel_research_fetch.nx -- bank the HARDWARE-MODEL field for NishiOS rung 7 (the 3 hardware-gated OS gaps, advanced in PURE SIMULATION per the fpga-boot-sim precedent, never-brick by construction). Three axes: (1) x86-64 PAGING (the real MMU structures the MMU model must match), (2) GPU command submission (PCIe BAR/MMIO/ring/doorbell/ fence -- the real path the GPU-ring model must match), (3) FIRMWARE BRICK MECHANISMS to AVOID (SPI flash, UEFI, CMOS/NVRAM -- so the never-brick guard REFUSES exactly the persistent-write paths that brick). Sovereign TLS; idempotent. expect_exit:0 ORIGINAL

dependencies 1 imports · 0 importers

nx_research_engine.nx nx_hwmodel_research_fetch.nx

imports: nx_research_engine.nx

imported by: nobody (leaf or entry point)

call flow from main pre-order; caps 40 nodes / depth 6 declared; ↻ = already shown

main rf_init nx_trust_store_load_from_c sys_mmap sys_read_file sys_openat_rd sys_lseek sys_mmap ↻ sys_read sys_close nx_nss_certdata_parse sys_mmap ↻ _pat_class_cert _pat_value_octal _pat_end _find_newline _starts_with _parse_octal_line sys_mmap ↻ _is_space _decode_octal_escape _is_octal trust_store_alloc sys_mmap ↻ nx_x509_trust_store_load sys_mmap ↻ x509_parse sys_mmap ↻ asn1_cursor_init asn1_expect_tag sys_mmap ↻ asn1_read_tlv_header asn1_read_length x509_read_tlv sys_mmap ↻ asn1_expect_tag ↻ x509_read_alg_id sys_mmap ↻ asn1_expect_tag ↻ trust_store_add

structs

none

consts

8const K_MAGIC_8388608: i64 = 8388608

functions

10func F(u: *u8, o: *u8, store: *TrustStore, out: *u8, cap: i64) -> i64 { return rf_fetch_bank(u, o, store, out, cap) }
called by 1: main calls 1: rf_fetch_bank
12func main() -> i64