code wiki / _hdl_build / _clksched_probe.nx

_clksched_probe.nx

buildroot/runtime/_hdl_build/_clksched_probe.nx

1540 B30 linesdepth 6pulls 7 transitivereach 0 importersview sourcekind probe
docsdependenciesstructsconstsfunctions

about

_clksched_probe.nx -- throwaway diagnostic (2026-08-03): print EXACTLY what clk_load_plane returns from the production clocksched- plane, plus the min next_due the tickless loop would compute. Ground truth for the slow-beat investigation; run from nishihost cwd. No writes.

dependencies 2 imports · 0 importers

nx_clock_sched.nx nx_syscalls.nx _clksched_probe.nx

imports: nx_clock_sched.nxnx_syscalls.nx

imported by: nobody (leaf or entry point)

call flow from main pre-order; caps 40 nodes / depth 6 declared; ↻ = already shown

main sys_mmap clk_load_plane sys_mmap ↻ sts_load ss_open_cached ssc_init sys_mmap ↻ ssc_sig_of ss_cat sys_fstatat ssc_streq ss_open ss_open2 sys_mmap ↻ ss_manifest_dyn ss_cat ↻ ss_loadfile ss_load_aux2 ssl_total_keys ssl_pow2 ssl_build ss_r32 ssl_lookup ss_manifest_free sys_munmap ssc_retire_handle sts_mm sys_mmap ↻ sts_werr sys_write sys_exit ss_hget sys_mmap ↻ ss_idx_find ss_r32 ↻ ss_len ss_kcmp sts_atoi sts_rowkey

structs

none

consts

none

functions

7func w(s: *u8) -> i64 { var n: i64=0; while s[n]!=(0 as u8){n=n+1} sys_write(1,s,n); return 0 }
called by 2: wnmain calls 1: sys_write
8func wn(v: i64) -> i64 { var m: i64=v; if m<0{w("-" as *u8);m=0-m} let t:*u8=sys_mmap(24); var k:i64=0; if m==0{t[0]=48 as u8;k=1} while m>0{t[k]=(48+(m%10)) as u8;m=m/10;k=k+1} var i:i64=0; let o:*u8=sys_mmap(24); while i<k{o[i]=t[k-1-i];i=i+1} sys_write(1,o,k); return 0 }
called by 1: main calls 3: wsys_mmapsys_write
10func main(argc: i64, argv: *i64) -> i64
calls 6: sys_mmapclk_load_planewwnclk_slotsys_exit