code wiki / _hdl_build / _gpu_dxg_r4g_recon.nx

_gpu_dxg_r4g_recon.nx

buildroot/runtime/_hdl_build/_gpu_dxg_r4g_recon.nx

5801 B86 linesdepth 2pulls 2 transitivereach 0 importersview sourcekind tooltopic gpu
docsdependenciesstructsconstsfunctions

about

_gpu_dxg_r4g_recon.nx -- SOVEREIGN-GPU ladder R4g RECON: create a GPU SYNCHRONIZATION OBJECT on the 5080. SUBMITCOMMAND (0x0f) forwards the command buffer UNINSPECTED to the host => needs NVIDIA GPU-ISA (the R5 frontier). The safe, real mechanism rung is the sync-object fabric: CREATESYNCHRONIZATIONOBJECT (0x10) + SIGNAL/WAIT-from-CPU (0x31/0x3a). First: find which d3dddi_synchronizationobject_type the host accepts. LX_DXCREATESYNCHRONIZATIONOBJECT = _IOWR(0x47,0x10,0x5C) = 0xC05C4710. struct d3dkmt_createsynchronizationobject2: device@0; reserved@4; info@8 { type@8(enum); flags@12; union@16 (64B); shared_handle@80 }; **sync_object@84 (OUT)**. Try types {1=mutex,2=semaphore,3=fence,4=cpu_notification,5=monitored_fence,9=fence2}; print ret + sync_object@84. raw syscalls only. No log writes. license_tier: ORIGINAL

dependencies 1 imports · 0 importers

nx_syscalls.nx _gpu_dxg_r4g_recon.nx

imports: nx_syscalls.nx

imported by: nobody (leaf or entry point)

call flow from main pre-order; caps 40 nodes / depth 6 declared; ↻ = already shown

main p sys_write sys_openat_rd sys_exit sys_mmap sys_ioctl rd32 query_type sys_mmap ↻ sys_ioctl ↻ rd32 ↻ open_from_luid sys_mmap ↻ sys_ioctl ↻ rd32 ↻ create_device sys_mmap ↻ setu32 sys_ioctl ↻ rd32 ↻ x p ↻ sys_mmap ↻ sys_write ↻ create_so sys_mmap ↻ setu32 ↻ sys_ioctl ↻ rd32 ↻ n sys_mmap ↻ sys_write ↻ sys_close

structs

none

consts

11const ENUM2_CODE: i64 = 0xC0104714
12const QAI_CODE: i64 = 0xC0184709
13const OAFL_CODE: i64 = 0xC00C4701
14const CDEV_CODE: i64 = 0xC0404702
15const CSO_CODE: i64 = 0xC05C4710

functions

17func p(s: *u8) -> i64 { var nn: i64=0; while s[nn]!=(0 as u8){nn=nn+1} sys_write(1,s,nn); return 0 }
called by 2: xmain calls 1: sys_write
18func n(v: i64) -> i64 { let bb: *u8=sys_mmap(28); var m: i64=v; if m<0{m=0-m;sys_write(1,"-" as *u8,1)}; let t: *u8=sys_mmap(28); var k: i64=0; if m==0{t[0]=48;k=1}; while m>0{t[k]=(48+(m%10)) as u8;m=m/10;k=k+1}; var i: i64=0; while i<k{bb[i]=t[k-1-i];i=i+1}; sys_write(1,bb,k); return 0 }
called by 1: main calls 2: sys_mmapsys_write
19func x(v: i64) -> i64 { p("0x" as *u8); let bb:*u8=sys_mmap(20); var k:i64=0; var m:i64=v; if m==0{bb[0]=48;k=1}; while m>0{ let d:i64=m&15; if d<10{bb[k]=(48+d) as u8}else{bb[k]=(87+d) as u8}; m=(m>>4); k=k+1 } var i:i64=0; let o:*u8=sys_mmap(20); while i<k{o[i]=bb[k-1-i];i=i+1} sys_write(1,o,k); return 0 }
called by 1: main calls 3: psys_mmapsys_write
20func rd32(buf: *u8, off: i64) -> i64 { return (buf[off] as i64)|((buf[off+1] as i64)<<8)|((buf[off+2] as i64)<<16)|((buf[off+3] as i64)<<24) }
21func rd64(buf: *u8, off: i64) -> i64 { let q: *i64 = (buf as i64 + off) as *i64; return q[0] }
22func setu32(buf: *u8, off: i64, val: i64) -> i64 { let w: *u8 = (buf as i64 + off) as *u8; w[0]=(val&0xff) as u8; w[1]=((val>>8)&0xff) as u8; w[2]=((val>>16)&0xff) as u8; w[3]=((val>>24)&0xff) as u8; return 0 }
24func query_type(fd: i64, handle: i64, qtype: i64, psize: i64, outv: *i64) -> i64
called by 1: main calls 3: sys_mmapsys_ioctlrd32
32func open_from_luid(fd: i64, luid_lo: i64, luid_hi: i64, outh: *i64) -> i64
called by 1: main calls 3: sys_mmapsys_ioctlrd32
37func create_device(fd: i64, adapter: i64, outd: *i64) -> i64
called by 1: main calls 4: sys_mmapsetu32sys_ioctlrd32
43func create_so(fd: i64, device: i64, stype: i64, outso: *i64) -> i64
called by 1: main calls 4: sys_mmapsetu32sys_ioctlrd32
52func main() -> i64